A Framework for the Optimization of the WCET of Programs on Multi-Core Processors

Max John, Michael Jacobs

Department of Computer Science
Saarland University

October 8, 2014
Setting

- Timing-critical applications
  - Embedded systems
  - Strict deadlines, e.g. in automotive applications
  - Need of tight WCET bounds

- Multi-core processor with shared bus
  - Exploit task parallelism
  - However: cores interfere

- Usage of a TDMA bus
  - Cores no longer interfere

- Use static task scheduling

Challenge

- Find static system schedule and bus schedule
- However: Optimal schedule hard to obtain
- Approximation framework needed
System Model

- **Given input**
  - Number of processor cores
  - Set of tasks, each described by
    - Length
    - Bus accesses

- **Variable parameters**
  - System schedule
    - Assigns tasks to cores
    - Task order per core
  - Bus schedule

- **Example schedule:**
  
  $P_1: \quad \tau_1 \quad \tau_1 \quad \times \quad \tau_1$
  
  $P_2: \quad \tau_2 \quad \tau_3 \quad \tau_3$

  $bus: \quad P_1 \quad P_1 \quad P_2 \quad P_2 \quad P_1 \quad P_1 \quad P_1 \ldots$

  $\Rightarrow$ overall WCET: 7 time units
Contributions

- A simple system model
  - One behavior per task
- An optimization framework
  - Goal: reduce the overall WCET
  - How: by constructing
    - system schedule
    - bus schedule
  - Modularity
    - plug in different heuristics
  - Efficient implementation
    - based on our system model

- Steps towards reality
  - Real-world programs have multiple behaviors
  - Soundly over-approximate them by a single one
Future work

- Develop effective heuristics
  - Motivation: avoid access overlaps

- Experiments
  - Extract traces from real-world programs
  - Evaluate effectiveness of heuristics
  - Soundly combine several traces to one
    - Determine degree of over-approximation
Statically Resolving Computed Calls via DWARF Debug Information

Florian Haupenthal

October 8, 2014
Motivation
Allowing virtual functions in safety-critical embedded systems

class A {
    public:
        virtual void function() {
            // general implementation
        }
};

class B {
    public:
        void function() {
            // special implementation
        }
};
```c
int main(int argc, char** argv) {
    A a;
    B b;

    A* aOrB;

    if (argc == 23) {
        aOrB = &a;
    } else {
        aOrB = &b;
    }

    aOrB->function();
}
```

```assembly
...  
lwz   r9,  +0(r9)
lwz   r0,  +0(r9)
mtspr ctr,  r0
lwz   r3,  +8(r31)
bctrl 
...  
```
Basic idea
Adding an additional information source to the analysis
Suggestions for discussions at the poster

- A most likely not too expensive approach
- Evaluation still incomplete
- Works platform and compiler independent
Schedulability-Oriented WCET-Optimization of Hard Real-Time Multitasking Systems
Establish schedulability of a not schedulable system

- Increase deadline $d$
- Reduce WCRT $r$ by decreasing WCET $c$
  - Remove functionality
  - Increase CPU capabilities
  - Compiler optimizations
**Integer-Linear Program (ILP) Based Singletasking Optimizations**

\[
\begin{align*}
\text{min} \left( w_A \right) \\
\end{align*}
\]

\[
\begin{align*}
w_A & \geq c_A + w_B \\
w_B & \geq c_B + w_C \\
w_C & \geq c_C + w_F \\
w_D & \geq c_D + w_E \\
w_E & \geq c_E + w_F \\
F & \geq c_F
\end{align*}
\]

Fixed Priorities: \[ r_i = c_i + \sum_{j=0}^{i-1} \left\lfloor \frac{r_i}{T_j} \right\rfloor \cdot c_j \]

Dynamic Priorities: \[ u = \sum_i \frac{C_i}{T_i} \]


• Integration of the classic approaches on WCRT analysis into the singletasking ILP formulation to allow for scheduling-oriented optimizations
Conclusion and Future Work

- Response-Time Analysis must be considered to effectively optimize hard real-time multitasking systems.
- Existing ILP based optimizations can be seamlessly used for multitasking systems using our approach.
- We demonstrated the approach using an ILP based instruction scratch-pad optimization.
- In the future we want to extend our approach to event-triggered systems.
Accounting for Cache Related Pre-emption Delays in Hierarchical Scheduling with Local EDF Scheduler

Will Lunniss\textsuperscript{1} Sebastian Altmeyer\textsuperscript{2} Robert I. Davis\textsuperscript{1}

\textsuperscript{1}Department of Computer Science, University of York, UK
{wl510, rob.davis}@york.ac.uk

\textsuperscript{2}Computer Systems Architecture Group, University of Amsterdam, Netherlands
altmeyer@uva.nl
Introduction

- Hierarchical Scheduling
  - Run multiple components on a single processor
  - Components should be isolated and not interfere with each other
  - Components are scheduled using a global scheduler
    - Assume non-pre-emptive
  - Tasks within a component are scheduled using a local scheduler
    - Assume pre-emptive EDF

- Cache Related Pre-emption Delays (CRPD)
  - Caused by the need to re-load blocks into cache that have been evicted by a pre-empting task
  - Tasks in other components could evict cache blocks, causing ‘inter-component’ CRPD
Accounting for CRPD in Hierarchal Scheduling

- CRPD due to tasks in the same component
  - Lunniss et al. [1] Combined Multiset approach
- Shared access to the processor
  - Shin and Lee [2] Supply bound function
- CRPD due to tasks in other components
  - Bound the number of times a component can be both suspended and resumed in an interval of length $t$
    - Calculate the set of blocks that if evicted by the tasks in the other components may need to be reloaded

**Results**

Small server periods maximise schedulability when component CRPD is not considered.

In fact it is important to balance the server period.
Conclusions/Future Work

- New analysis for bounding inter-component CRPD with a local EDF scheduler
- Based on approaches for bounding inter-component CRPD with a local FP scheduler
  - "Accounting for Cache Related Pre-emption Delays in Hierarchical Scheduling"
  - Presentation tomorrow during Session 6 (13:50)
- Showed that inter-component CRPD must be carefully considered when selecting the server period
- Analysis uses the tasks’ deadlines to bound inter-component CRPD which can be pessimistic
  - Aim to investigate other implementations to improve precision
Alignment of Memory Transfers of a Time-Predictable Stack Cache

Sahar Abbaspour
Embedded Systems Engineering Sect.
Technical University of Denmark

Florian Brandner
Unité d’Informatique et d’Ing. des Systèmes
ENSTA-ParisTech

This work is partially supported by the EC project T-CREST.
Introduction

- **Stack Cache**
  - Specialized cache dedicated to stack data
  - Window following the logical stack of function calls
    - Reserve: Stack frames are allocated upon entering a function: potential spilling
    - Free: Stack frames are freed immediately before returning from a function
    - Ensure: Compiler ensures a valid stack cache state: potential filling

- **Spilling/filling causes unaligned memory transfers**
  - Increases analysis complexity
  - Causes redundant transfers
    \[ \Rightarrow \text{Transfers should be aligned to memory’s burst size} \]
Block-Aligned Stack Cache

- Hardware extension to align memory transfers
  - Stack cache organized in burst-sized blocks
    - Reserve one block as alignment buffer
  - Spilling/filling of whole blocks only
    - Alignment buffer rules over/underflows out
    - Improved utilization of bandwidth
    - Very low hardware overhead
  - Simple WCET analysis (alignment is guaranteed)

- Experiments
  - Compare against padding and unaligned transfers
  - Impact on runtime/analysis overhead
Experimental Results

Mibench benchmarks compiled using LLVM compiler, running on the Patmos processor

Number of stall cycles normalized to our block-aligned stack cache extension
Conclusion

- Padding is a simple solution to the alignment problem
  - Wastes space in stack cache
  - Increases spilling and filling
  - ... up to a factor of 4
- Block-aligned stack cache
  - Reasonable trade-off with moderate hardware overhead
  - Average performance comparable to unaligned transfers
  - Simple analysis
The WCET Analysis using Counters
- A Preliminary Assessment -

Remy Boutonnet, Mihail Asavoae

VERIMAG / UJF

JRWRTC 2014 — 08 OCT 2014
Typical Workflow for the WCET Analysis

1. Input Binary
2. CFG Reconstruction
3. Control-flow Graph
4. Value Analysis
5. Loop Bound Analysis
6. Control-flow Analysis
7. Annotated CFG
8. Micro-architectural Analysis
9. Basic Block Timing Info
10. Path Analysis
Typical Workflow for the WCET Analysis

Value Analysis
Loop Bound Analysis
Control-flow Analysis
Infeasible paths (I)

\[
x = 0;
\text{while } (c1) \{
\]
\[
\text{if } (x < 10) \{
\]
\[
\ldots
\]
\[
A
\]
\[
\}
\]
\[
\text{if } (c2) \{
\]
\[
\ldots
\]
\[
x++;
\]
\[
B
\]
\[
\}
\]

Property: At most 10 iterations of the loop to execute A & B

JRWRTC 2014 - The WCET Analysis using Counters
Infeasible paths (II)

\[
x = 0; \quad \alpha, \beta, \gamma = 0;
\]

while (c1) {
    \[
    \alpha ++;
    \]
    if (x < 10) {
        \[
        \ldots
        \beta ++;
        \]
    }

    if (c2) {
        \[
        \ldots
        x ++;
        \gamma ++
        \]
    }
}

Property: At most 10 iterations of the loop to execute A & B

JRWRTC 2014 - The WCET Analysis using Counters
Invariant Generation

\[ x = 0; \alpha, \beta, \gamma = 0; \]

while (c1) {
    \[ \alpha ++; \]
    if (x < 10) {
        \[ \beta ++; \]
    }
}

if (c2) {
    \[ \ldots \]
    \[ A \]
    \[ \beta ++; \]
    \[ \ldots \]
    \[ x++; \]
    \[ B \]
    \[ gamma++; \]
}

<table>
<thead>
<tr>
<th>Invariant Generator</th>
<th>Equation</th>
</tr>
</thead>
<tbody>
<tr>
<td>gamma &gt;= 0</td>
<td>10 - beta - gamma + alpha &gt;= 0</td>
</tr>
<tr>
<td>alpha - gamma &gt;= 0</td>
<td>-beta + alpha &gt;= 0</td>
</tr>
</tbody>
</table>
Question (I)

x = 0; \textit{alpha}, \textit{beta}, \textit{gamma}=0;
while (c1) {
    \textit{alpha} ++;
    if (x < 10) {
        \ldots
        \textit{beta} ++;
    }
}

if (c2) {
    \ldots
    x++;
    \textit{gamma}++
}

\textbf{gamma} >= 0
10 - \textit{beta} - \textit{gamma}+ \textit{alpha} >= 0
\textit{alpha} - \textit{gamma} >= 0
-\textit{beta} + \textit{alpha} >= 0

\textbf{how to get them?}
Question (II)

\[ x = 0; \quad alpha, beta, gamma = 0; \]

while (c1) {
    \[ alpha ++; \]
    if (x < 10) {
        \[ beta ++; \]
    }
    if (c2) {
        \[ x++; gamma++; \]
    }
}

\[
gamma >= 0 \\
10 - beta - gamma + alpha >= 0 \\
alpha - gamma >= 0 \\
-beta + alpha >= 0
\]

how to get them?

how many counters…?
Question (...)

```c
x = 0; alpha, beta, gamma = 0;
while (c1) {
    alpha ++;
    if (x < 10) {
        beta ++;
    }
}
if (c2) {
    ... x++;
    gamma++
}
```

| gamma >= 0 |
| 10 - beta - gamma + alpha >= 0 |
| alpha - gamma >= 0 |
| -beta + alpha >= 0 |

- how to get them?
- how many counters…?
- all invariants are useful?
- is the method scalable?
- what kind of app?
Ask

\[
x = 0; \quad \alpha, \beta, \gamma = 0;
\]

while (c1) {
    \[
    \alpha ++;
    \]
    if (x < 10) {
        \[
        \ldots \quad \beta ++;
        \]
    }
    if (c2) {
        \[
        \ldots \quad x ++;
        \]
        \[
        \gamma ++
        \]
    }
}

\[
\begin{align*}
\gamma & \geq 0 \\
10 - \beta - \gamma & \geq 0 \\
\alpha - \gamma & \geq 0 \\
-\beta + \alpha & \geq 0
\end{align*}
\]

how to get them?

how many counters…?

all invariants are useful?

is the method scalable?

what kind of app?
THANK YOU
Adaptation of RUN to Mixed-Criticality Systems

Romain GRATIA  IRT SystemX
Thomas ROBERT  Institut Mines-Telecom
Laurent PAUTET  Institut Mines-Telecom
Sharing a multi-core platform between applications of different criticality levels

Compute Worst Case Execution Times (WCET) far greater than Average Execution Times in order to be safe. Is it always relevant?

The higher the criticality level, the safer the WCET must be

Scheduler has to properly handle the switching from Optimistic to Safe modes

<table>
<thead>
<tr>
<th>Optimistic WCET</th>
<th>Safe WCET</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1(HI) 5 ms</td>
<td>CORE 8 ms</td>
</tr>
<tr>
<td>T2(HI) 7 ms</td>
<td>CORE 12 ms</td>
</tr>
<tr>
<td>T3(LO) 6 ms</td>
<td>CORE CORE</td>
</tr>
</tbody>
</table>
Mode change & the RUN algorithm

**Mode Change**
- Optimistic & Safe modes called respectively LO-mode & HI-mode
- Mode change triggered by a Timing Failure Event (TFE)

**RUN**
- Optimal global multi-core scheduling algorithm
- Fewer preemptions and migrations than other optimal global scheduling algorithms
- Two-steps algorithm
- Based on a hierarchy of Primal and Dual servers

![Diagram showing execution with and without mode change](image_url)
Adaptation of RUN to Mixed-Criticality systems

- Compute RUN schedule for HI-mode
- Split HI tasks in LO-mode part & remaining part up to HI-mode
- Define remaining parts as Modal Servers
- Allocate as many as possible LO tasks to Modal Servers
- Compute a RUN schedule for remaining LO tasks independently

Objective: reduce the required number of processors for the scheduling of a task set compared to non-modified RUN
<table>
<thead>
<tr>
<th>Task name</th>
<th>Period</th>
<th>Criticality level</th>
<th>Utilization (LO-mode)</th>
<th>Utilization (HI-mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>5</td>
<td>Hi</td>
<td>0.6</td>
<td>0.85</td>
</tr>
<tr>
<td>T2</td>
<td>2</td>
<td>Hi</td>
<td>0.5</td>
<td>0.75</td>
</tr>
<tr>
<td>T3</td>
<td>12</td>
<td>Hi</td>
<td>0.5</td>
<td>0.8</td>
</tr>
<tr>
<td>T4</td>
<td>10</td>
<td>Hi</td>
<td>0.4</td>
<td>0.6</td>
</tr>
<tr>
<td>T5</td>
<td>8</td>
<td>Low</td>
<td>0.25</td>
<td>0.25</td>
</tr>
<tr>
<td>T6</td>
<td>15</td>
<td>Low</td>
<td>0.25</td>
<td>0.25</td>
</tr>
<tr>
<td>T7</td>
<td>3</td>
<td>Low</td>
<td>0.5</td>
<td>0.5</td>
</tr>
<tr>
<td>T8</td>
<td>20</td>
<td>Low</td>
<td>0.125</td>
<td>0.125</td>
</tr>
</tbody>
</table>

Example

Task set / Mode | Ceiling utilization
---|---
LO+HI / HI-mode | 5
Our RUN Adaption | 4
Study of Temporal Constraints for Data Management in Wireless Sensor Networks

Abderrahmen Belfkih, Bruno Sadeg, Claude Duvallet, Laurent Amanton


Le Havre University

8th Junior Researcher Workshop on Real-Time Computing
**Introduction and motivation**

**Introduction**

1. WSN are deployed without considering the data deadlines.
2. Many WSN applications require a strict deadline for data delivery.
3. Researchers are interested in data processing techniques to increase the network lifetime.

**Motivation**

1. We study temporal constraints and data arrival times from sensors to users.
2. We test two technologies: abstract database and periodic data collection.
3. We identify the factors which enhance the respect of temporal constraints.

---

**Figure**: Wireless Sensor Networks
Model and constraints

Data collection with remote database

1. Sensor nodes send periodically data to the base station.
2. The base station inserts sensor data into the remote database.
3. Users can connect to the database to get information about WSN.

Query processing with TinyDB

1. User sends SQL-like query to the base station via the abstract database.
2. The base station broadcast these queries over the network.
3. The base station sends received data to the user via the abstract database.
Experimental results

Data collection Convergence time

Completed Cycle Time for data collection & Query processing (TinyDB)

Impact of network topologies

<table>
<thead>
<tr>
<th>Topologies</th>
<th>Data collection</th>
<th>Query processing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Star</td>
<td>62.312</td>
<td>1.832</td>
</tr>
<tr>
<td>Mesh</td>
<td>56.002</td>
<td>1.362</td>
</tr>
<tr>
<td>Grid</td>
<td>54.121</td>
<td>2.163</td>
</tr>
<tr>
<td>Tree</td>
<td>53.515</td>
<td>2.143</td>
</tr>
</tbody>
</table>

Impact of choosing the database

<table>
<thead>
<tr>
<th>Query type</th>
<th>PostgreSQL</th>
<th>MySQL</th>
<th>SQLite</th>
</tr>
</thead>
<tbody>
<tr>
<td>Insert queries</td>
<td>9.397</td>
<td>48.626</td>
<td>72.788</td>
</tr>
<tr>
<td>Select queries</td>
<td>0.992</td>
<td>0.690</td>
<td>0.225</td>
</tr>
</tbody>
</table>
The convergence time has an impact on the process of data collection.

The network topology and the routing protocol, together may play an important role on data collection time.

The timing-response advantage of using a TinyDB approach compared to accessing the data stored in an external database.

The abstract database approach has shown performances for data collected time and for network convergence time than the data collection approach.

The network topology and the routing protocol with the right choice of approach can improve the temporal constraints in WSN.
An Approach for Verifying Concurrent C Programs

Amira METHNI (CEA/CNAM)
Matthieu LEMERRE (CEA) & Belgacem BEN HEDIA (CEA)
Serge HADDAD (ENS Cachan) & Kamel BARKAOUI (CNAM)

October 8th, 2014
Context and problematic

- C is a low level language
- Concurrency is hard to verify
- Verifying C code is challenging
- Manual inspection is error-prone and costly

Objectives

- Method and tools adapted to this type of engineering
- Approach for design assistance and formal verification
### Related work

<table>
<thead>
<tr>
<th>Tool</th>
<th>Features</th>
<th>Limitations</th>
</tr>
</thead>
</table>
| **SLAM** [Ball, T & al], **BLAST** [Henzinger, T & al] | - CEGAR (CounterExample-Guided Abstraction Refinement)  
- Model checking/proofs/static analysis | - Limited support for concurrent properties  
- Only safety properties |
| **Modex** [Holzmann, G.J. & al] | - Model extraction  
- Modeling language: Promela | - No support for pointers  
- Well suited or specifying communication protocols |
| **PlusCal** [Lamport, L.] | - High level language  
- TLA logic | - No support for pointers  
- Data structure and function calls |

General approach

- **TLA+**
  - Its semantics is suited to express a programming language
  - Safety and liveness properties
  - Structural concepts: Refinement of specifications
  - Supporting tools: TLC model-checker, TLAPS prover.

- **Supported features**
  - Data types: int, struct, enum
  - Pointers, pointer arithmetic, array indexing
  - All kinds of control flow statement
  - Recursion
  - Concurrency
General approach

- **Integration**
  - Manually specified modules
    - To provide concurrency primitives or hardware that can not be expressed in C
  - To define properties

- **Abstract modules**
  - Relate states of the abstract specification with states of the concrete specification
  - Property preservation through refinement
  - Substitute a concrete C specification with an equivalent simpler one.

- **Using TLC to verify properties**
  - Safety (Invariants)
  - Liveness (program termination)

**Getting the C trace and C coverage**
Conclusion

Approach for specification and verification of C code
- Automatic translation (C2TLA+) based on a set of rules.
- Integrate generated modules with other manually specified specifications and abstract specifications.
- Verifying a set of properties (safety and liveness).

Future work
- To further study the refinement between two C programs
- To apply the approach on a concrete case study (PharOS*)
- To benefit from dependencies analysis of shared variables in order to generate an optimized TLA+ code.
- To use TLAPS and C2TLA+ in order to prove that a (translated) specification implements an abstract one or to prove properties on the specification.

Resource Sharing Under a Server-based Semi-partitioned Scheduling Approach

Alexandre Esper
Eduardo Tovar
Goal:

- Adapt MrsP resource sharing protocol to work with servers through bandwidth inheritance
- Adapt NPS-F schedulability test to introduce adapted version of MrsP
Generalization of PCP/SRP Response Time Analysis to **multicore**

Defined for **fully partitioned** systems where tasks are scheduled using **fixed priorities**

Only one task per processor accessing a resource at any time

Blocked tasks can undertake load of tasks holding the resource that has been preempted
NPS-F

- Semi-partitioned scheduling algorithm
- Server-based approach
- Does not consider shared resources
- Servers serve one or more tasks using EDF
Goal:
• Account for **shared resources** in NPS-F by adapting MrsP

Challenges:
• MrsP is defined for fixed priority while NPS-F uses EDF
• MrsP is defined for fully partitioned while NPS-F uses servers

Solution:
• Adaptation of MrsP to work with servers through **bandwidth inheritance**

Expected result:
• **Significant reduction in the blocking time**
  - $\tau_1$ and $\tau_2$ inherit bandwidth of servers $S_2$ and $S_3$, respectively
1. Prove the correctness of the schedulability test equations provided
2. Define approach for mapping of the tasks to the servers:
   – Challenge → circular dependencies with the schedulability test provided
3. Extend the approach to any server based scheduling algorithm for multicore architectures (e.g., RUN/SPRINT)
Externalisation of Time-Triggered communication system in BIP high level models

H. GUESMI(1, 3), B. BEN HEDIA(1), S. BLIUDZE(2), S. BENSALEM(3)

(1) CEA, LIST, Embedded Real Time Systems Laboratory, France
(2) RISD, Ecole polytechnique de LAUSANNE, Switzerland
(3) Verimag, Université Joseph Fourrier, France
Embedded critical real time systems:
- Increasing complexity
- Methods using **a posteriori verification** to ensure correctness
  → At best a major factor in the development cost and, and at worst, simply impossible.

Rigorous system design flow [3][6]:
- Formal accountable & iterative process,
- Component-based process,
- Correctness-by-construction.

**The challenge** = Apply the Rigorous Design Flow to the Time-Triggered domain
- Correctness-by-construction
- Predictability & determinism
BIP Framework [1][2]:

- Structure of a real-time BIP model:

  - Priorities
  - Interactions
  - Behavior

  Mechanism for Conflict resolution between interactions

  Connectors representing interactions

  Timed automata

- BIP tool chain: parser, code generators, verification and validation tools.

Time-Triggered paradigm [4][5]:

- Global synchronized time: periodic clock synchronisation
- Temporal control structure of tasks: predefined start and termination instants.
- Time-Triggered interface: data-sharing boundary between two communicating subsystems
1/ Transfer function internalisation:
- Both automata and connectors are modified
- The global behavior of the model remains intact.

2/ Connector to TT interface:
- Each connector is transformed into TT interface component and 2 connectors.
Conclusion

- A 2-step transformation process:
  - Simplify the connector transfer functions by modifying components automata,
  - Modify connector with simple transfer functions into TT interfaces.
  - We avoid adding new components that integrate communication specificities into the system.
  - We avoid the question: “These new components belong to which task?”

- Work in progress
  - Study the alternative approach, based on adding a communication component per connector,
  - Define a trade-off if possible,
  - Integrate other TT concepts & prove the correctness of transformations.

Thank you!
Towards Exploiting Limited Preemptive Scheduling for Partitioned Multicore Systems

Abhilash Thekkilakattil, Radu Dobrin and Sasikumar Punnekkat
Introduction and Motivation

• Shared hardware in multicore systems
  – Caches
  – Buses … etc

• Increases analysis pessimism in multicore schedulability analysis
  – Difficulties in bounding the Worst Case Execution Time due to resource contention

Solution: enforce temporal separation
System Model

Non-preemptive blocks:
- Optimal preemption points
- Regions of code accessing shared resource e.g., cache

Preemption related overheads accounted in the WCET of the following block
Feasibility Window Derivation

Temporal separation constraints on non-preemptive blocks

Mathematical Optimization

Minimize number of cores

Release time, Deadline and a processor per block
Example

Processor 1

\[ \tau_1 \]

Processor 2

\[ \tau_2 \]

\[ \tau_3 \]

Feasibility window

<table>
<thead>
<tr>
<th>Task</th>
<th>( \beta_{i,k} )</th>
<th>( C_i )</th>
<th>( T_i )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \tau_1 )</td>
<td>( \beta_{1,1} = 3 )</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>( \tau_2 )</td>
<td>( \beta_{2,1} = 3 )</td>
<td>( \beta_{2,2} = 3 )</td>
<td>6</td>
</tr>
<tr>
<td>( \tau_3 )</td>
<td>( \beta_{3,1} = 3 )</td>
<td>( \beta_{3,2} = 3 )</td>
<td>6</td>
</tr>
</tbody>
</table>

\[ U_{\text{tot}} = 1.8 \]
Summary and Future Work

• Limited preemptive scheduling for efficient utilization of multicore platforms
  – Input: Task parameters
  – Output: Pseudo release times and deadlines for non-preemptive blocks, and a processor that guarantees temporal separation

• Implement and evaluate the approach
  – Exact solution on minimum number of cores Vs. heuristics (that may use few more cores)
Multi-Criteria Optimization of Hard Real-Time Systems

Nicolas Roeser, Arno Luppold and Heiko Falk
JRWRTC, 2014-09-09
Optimization of Software for Embedded Systems

- WCET < deadline
- other constraints, e.g. low energy consumption (⇒ longer battery life)

Possible compilation results:

- 0
- min(WCET)
- min(E)
- unoptimized
- deadline
- t
ILP Model

Do not minimize the WCET, but constrain it:

\[ w_{\text{main}}^* \leq D \]

Add function specialization (size \(\uparrow\)), and program SPM allocation (WCET \(\downarrow\), energy consumption \(\downarrow\)).

Further constraints, like for energy:

\[
e_f^* \geq N_{f,f} \cdot E_f + \sum_{g \in \mathcal{F}} N_{f,g} \cdot \left(e_{g_0}^* \cdot p_g + e_g^* \cdot (1 - p_g)\right)
\]

Optimization Results

Solving the ILP problem sets binary decision variables for the combined optimizations:

- specialize the function?
- put the function into SPM?

Multi-criteria optimization results:
Conclusion

- ILP-based multi-criteria optimization for hard real-time systems ⇒ relaxed timing with energy and/or memory savings,
- optimum solution;
- other/further constraints and other optimizations can be used as long as they can be described with ILP formulae.

Future Work:
- generic multi-criteria optimization framework in compiler,
- ability to handle multi-tasking systems.